

Macro Model

January 2002

MM2544

HA-2544 SPICE OPERATIONAL AMPLIFIER MACRO-MODEL

Author: Doug Youngblood

Introduction

This application note describes the SPICE macro-model for the HA-2544, an op amp designed specifically for video applications. The model was designed to be compatible with the well known SPICE program developed by the University of California in hope that most simulation software vendors follow this basic format and syntax. A schematic of the macro-model, the Spice net listing and various simulated performance curves are included. The macro-model schematic includes node numbers to help relate the SPICE listing to the schematic. The model is designed to emulate a typical rather than a worst case part. Most AC and DC paramaters are simulated. Significant poles and zeros are included to give the most accurate AC and transient simulation with minimum complexity.

Model Description

Input Stage

DP and DN represent the differential input resistance. Input bias currents are created by I1 and offset current is modeled with FA. Source VIO represents the input offset voltage. C1 limits slew rate. No input parasitics due to package capacitance and lead inductance are included.

Gain Stage

G2, R2, CC, GOL, and RD simulate open loop gain. CC is the macro-model dominant pole capacitor.

Poles and Zeros

The HA-2544 macro-model utilizes six poles and one zero to simulate frequency response. RC networks create the poles and RL networks create the zero. Singularity frequencies are indicated on the schematic. Instructions for converting the model to have a simple two pole response are included in the netlist. This reduces simulation time at the expense of accurate frequency response.

Output Stage

EX1, D1 and D2 model output current limiting. IH and IL model the power supply currents. FIP and FIN vary the supply currents based on the op amp's output current. DL, DH, VH and VL provide voltage clamping on the output to simulate the typical output voltage swing. No output parasitics due to package capacitance and lead inductance are included.

Parameters Not Modeled


To maintain a simple macro-model not all op amp parameters are modeled. Most of the parameters not modeled are listed below:


- Temperature Effects
- Differential Voltage Restrictions
- Input Voltage and Current Noise
- Common Mode Restrictions
- Tolerances for Monte Carlo Analysis
- Power Supply Range


Spice Listing


```
* COPYRIGHT © 1991, 2002 INTERSIL AMERICAS INC.
                                                       RP5 26 27 +1.9908
* ALL RIGHTS RESERVED
                                                       CP5 27 0 1.0E-10
                                                       EP6 28 0 27 0 1
*HA-2544 MACRO MODEL
                                                       RP6 28 29 +1.6526
*REV: 4/19/91
                                                       CP6 29 0 1.0E-10
*BY: D. L. YOUNGBLOOD
                                                       *GENERAL ZERO
*PINOUT +IN -IN VCC VEE VOUT
                                                       GZ1 0 32 29 0 +1.4448E-03
.SUBCKT HA2544 6 7 9 10 8
                                                       VZ01 32 33 0.0
.MODEL DP D
               IS=1E-14
                               N=+1.384E+01
                                                       HZ3 33 34 VZ01 +6.9216E+02
               IS=+9.7533E-15 N=+1.384E+01
.MODEL DN D
                                                       LZ1 34 0 1.0E-6
.MODEL DV D
               IS=+6.2773E-16 N=.1
.MODEL D1 D
               IS=1E-14
                                                       *GAIN/OUTPUT STAGE
.MODEL D2 D
               IS=1E-14
                               N=+5.0E-01
                                                       *FOR A LEVEL 1 MODEL, CHANGE NODE 32 ON
*INPUT STAGE
                                                       *SOURCE "G2" TO 4, ADD A CAPACITOR FROM
                                                       *NODE 4 TO NODE 0 OF THE VALUE 1.69E-9, AND
VP 6 11 0
                                                       *COMMENT OUT ALL GENERAL POLES AND ZEROS
DP 11 1 DP
                                                       G2 0 2 32 0 1
*THE VALUE OF SOURCE "VIO" REPRESENTS OFFSET
*VOLTAGE AND MAY BE CHANGED TO SIMULATE
                                                       R2 2 0 +1.7546E+05
*WORST CASE IF DESIRED
                                                       CC 2 3 +2.2E-11
                                                       GOL 3 0 2 0 +7.8868E-02
VIO 7 12 -2.7757E-04
                                                       RD 3 0 +9.1695E+01
                                                       DH35DV
DN 12 1 DN
                                                       DL 40 3 DV
FA 7 0 VIO +1.0636E-02
                                                       VH 9 5 3.7914
I1 1 0 +1.6994E-05
                                                       VL 40 10 1.9075
C1 1 0 +1.4933E-15
                     IC = -7.3159
                                                       IH 9 0 +1.0591E-02
FP 4 0 VP +2.1354E+02
                                                       IL 0 10 +1.0608E-02
FN 0 4 VIO +2.1894E+02
                                                       D1 3 43 D1
GPP 0 4 9 13 +4.9937E-07
                                                       D2 43 3 D2
GPN 0 4 14 10 +2.6098E-07
                                                       EX1 43 0 POLY 2 3 0 3 8 0 1 -1.2895E-01
RT 401
                                                       RO 44 8 +2.7421E+01
VPP 13 0 +1.5E+01
                                                       VIS 3 44 0
RPP 13 0 1K
                                                       FI 0 45 VIS 1
VPN 0 14 +1.5E+01
                                                       DIP 45 46 DV
RPN 0 14 1K
                                                       DIN 48 47 DV
GC 0 4 1 0 +7.1701E-11
                                                       VIP 46 48 0
ICO 0 4 5.2461E-10
                                                       VIN 47 45 0
                                                       RI 48 0 1
*GENERAL POLES
                                                       FIP90VIP 1
                                                       FIN 0 10 VIN 1
EP1 17 0 4 0 1
                                                       .ENDS HA2544
RP1 17 18 +2.1953E+01
CP1 18 0 1.0E-10
EP2 20 0 18 0 1
RP2 20 21 +7.2843
CP2 21 0 1.0E-10
EP3 22 0 21 0 1
RP3 22 23 +4.8433
CP3 23 0 1.0E-10
EP4 24 0 23 0 1
RP4 24 25 +2.2283
CP4 25 0 1.0E-10
EP5 26 0 25 0 1
```


Macro-Model Schematic














Model Performance Conditions $V_{\text{SUPPLY}} = \pm 15 \text{ V}$, $A_{\text{VCL}} = +1$, Unless Otherwise Specified





Model Performance (Continued) Conditions: VSUPPLY = ±15V, AVCL = +1, Unless Otherwise Specified



All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: (949) 341-7000

FAX: (949) 341-7123

Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000

FAX: (321) 724-7946

EUROPE

Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland

TEL: +41 21 6140560 FAX: +41 21 6140579

ASIA

Intersil Corporation Unit 1804 18/F Guangdong Water Building 83 Austin Road

TST, Kowloon Hong Kong TEL: +852 2723 6339 FAX: +852 2730 1433